A triple port RAM based low power commutator architecture for a pipelined FFT processor
نویسندگان
چکیده
This paper proposes a low power commutator architecture based on triple port RAMs rather than dual port RAMs or conventional FIFO.for the radix-4 pipelined FFT processor implementation. The triple port RAM based commutator consumes less power than the other two for the first and second stages of a 64-point radix-4 pipelined FFT processor. This commutator is attractive for shorter FFT’s but can also he used in the last stages of longer FIT’S. Up to 29% and 9% power savings is achieved for the 8-12 hit data range in the second and first stages of a 64-point F’FT processor respectively.
منابع مشابه
A novel coefficient ordering based low power pipelined radix-4 FFT processor for wireless LAN applications
The FFT processor is a critical block in all multi-carrier systems used primarily in the mobile environment. The portability requirement of these systems is mainly responsible for the need of low power FFT architectures. This paper proposes a technique to reduce the power consumption of a popular low power radix-4 pipelined FFT processor by modi&ing its operation sequence. The complex multiplie...
متن کاملDesign of Low Power High Performance 16-point 2-parallel Pipelined Fft Architecture
In this paper, we proposed a low power high performance 16-point 2-parallel pipelined FFT architecture with the use of various low power functional block implementation techniques. This paper presents the techniques to minimize the power consumption of the FFT architecture by reducing number of functional blocks used to implement the FFT processor. The FFT is employed by the modified radix-4 al...
متن کاملHardware implementation low power high speed FFT core
In recent times, DSP algorithms have received increased attention due to rapid advancements in multimedia computing and high-speed wired and wireless communications. In response to these advances, the search for novel implementations of arithmetic-intensive circuitry has intensified. For the portability requirement in telecommunication systems, there is a need for low power hardware implementat...
متن کاملDesign of Optimized Bit Parallel Multiplier Based 32-Point Mixed R2SDF-R4MDC FFT Architecture
We present a novel pipelined Fast Fourier Transform (FFT) architecture which is capable of producing the output sequence in normal order. The Fast Fourier Transform (FFT) is periodically employed in the algorithms of signal processing for the applications of Orthogonal Frequency Division Multiplexing (OFDM). In this paper, a new pipelined 32 point Mixed Single-path Delay FeedbackMulti-path Dela...
متن کاملA Parallel-Pipelined Constant Geometry Algorithm (PCGA) for Computation of FFT on a Special Processor
In digital signal processing applications, we usually use DFT (discrete Fourier transform) to transfer signal from time-domain to frequency-domain. In past decades, there were many papers discussing and exploiting FFT (fast Fourier transform) architectures for hardware implementation. In this paper, we proposed a novel VLSI FFT processor based on parallel-pipelined constant geometry algorithm (...
متن کامل